ATI筆試題

basic digital logic (15min):

1.Draw a transistor diagram of ~((A&B)+C).

2.Can you use only NAND2 to implement any combinational logic? How can prove it

3.Can u discribe what kinds of gates exist in a normal standard cell library ? And why they are needed ?

4.Please describe how power is consumed in a CMOS digital circuit, and how you can save power?

5.Explain difference between Mealy and Moore mashine. What is their advantage and problem? How you would like to design your state machine?

6.Explain meta-stability. How you can fix the problem?

7.What is BIST, and what is the usual procedure of a memory BIST?

8.Suppose you have a signal that need to drive a high fan-out(say 64 inverters). The driver of this signal is the smallest inverter, how you arrange the driver so you can get the minimun delay? Why ?

9.What is the purpose and general flow of design verification? What techniques in your knowledge are used in design verfication?

10.What is the difference between blocking and non-blocking assignment? What is the difference between wire and register type ?
 

【ATI筆試題】相關文章：

360筆試題目06-27

筆美國國家儀器試題目09-23

搜狐產(chǎn)品筆歸分享筆試題目07-05

新浪筆經(jīng)04-27

新聞總署筆經(jīng)10-13

IBM公司筆經(jīng)09-15

營銷卷筆經(jīng)10-25

consulting firm筆經(jīng)05-06

科勒筆經(jīng)09-23

愛立信機考筆經(jīng)07-23